Perform Sub system level floor planning, placement, and routing for high-performance microprocessor design.Collaborate with cross-functional teams to achieve design goals.Close the design to meet timing, power, and area requirements.Implement engineering change orders (ECOs) to rectify functional bugs and timing issues.Ensure the quality and efficiency of the RTL to GDS2 implementation process.