Job Title: Principal Design Engineer
Location: Bangalore
Cadence is a pivotal leader in electronic design, building upon more than 30+ years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.
The Cadence Advantage
The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.The unique “One Cadence – One Team” culture promotes collaboration within and across teams to ensure customer successMultiple avenues of learning and development available for employees to explore as per their specific requirement and interestsYou get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other—every day.Job Summary:
Education: (Diploma/BE/BTech/MTech/MS/ME in computer science/electronics or related field)
Experience: 7-12 years
Responsibilities:
· Complete DFT ownership of projects including:
Test architecture definition.Identifying and implementing RTL changes for DFT.Performing scan insertion, LEC checks, low power CLP checks.Developing timing constraints for test mode timing closure.Scan and ATPG for different fault models.Boundary scan, ACJTAG, IEEE 1500 implementation and verification.IEEE1687 (iJTAG) compliant ICL/PDL for functional manufacturing tests.Running zero delay and timing simulations and debugging on all the above aspects.Supporting post silicon bring up.Interacting with customers on DFT aspects and support Marketing & Pre-Sales team.Experience working on very high speed and low power designs.Requirements/Qualifications:
· This role requires close interaction with multiple cross functional teams across geographies to align on project receivables/deliverables.
· Mentoring junior engineers and driving innovation/automation.
· BE/B.Tech/M.E/M.Tech with 9+ years of relevant work experience and strong understanding of DFT concepts and good communication skills.
· Strong hands-on experience using industry standard EDA Tools.
· Experience with logic simulators from one or more EDA vendors.
· Experience on industry standard ATPG tools like Cadence Modus.
· Experience with RTL lint tools like Jasper.
· Experience in scan insertion, coverage analysis and debugging skills on faults coverage enhancement is required.
· Programming in Perl/Tcl/Python or other scripting languages is a plus.
· Experience in post silicon validation, ATE debug and support is desired.
· Exposure to RTL2GDS flow and tasks such as synthesis and scan insertion, STA and IR drop.
· Good understanding of Logic design, RTL implementation & verification, logic synthesis, Logic Equivalent Checking & Static Timing Analysis are plus.
· Participate in driving new DFT methodology and solutions to improve quality, reliability and in-system test and debug capability.
We’re doing work that matters. Help us solve what others can’t.