Noida, INDIA
172 days ago
R&D Engineering, Sr Staff Engineer
The person should have good understanding of EDA flow especially Verification. Knowledge of Formal and/or equivalence checking is desired. The person should have experience in C++, Verilog/VHDL and scripting. Problem solving and debugging for issues is key responsibility of the job. Customer interfacing and helping CAE with customer issues is required. Fast learner and effective communication is desired. C++ is core language on which the tool is written hence the person should have a good experience in coding with C++. The development team is spread in multiple geographical locations; hence the candidate should be ready to work with team members with messaging tools. Any experience in Run-Time and memory optimizations is a bonus
Confirm your E-mail: Send Email
All Jobs from Synopsys (formerly Synfora)