Engineer must possess strong experience 3+ Years of exp in Design Emulation.
Must possess strong understanding on Verilog, SystemVerilog & Debug capability.