Senior Hardware Engineer Palo Alto, CA **Onsite** Contract $70/hr - $75/hr Physical Design Engineer As a Physical Design Engineer, you will contribute to all design phases of physical design of high performance SoC design at both the block and subchip levels, as well as the full-chip level from RTL to GDSII. You will collaborate with the Foundry Process Engineer, SoC Architect, Microarchitecture, Packaging, Signal Integrity and Power Integrity teams to drive the overall Physical Design aspects, leading to a successful tapeout and production silicon. Key Qualifications include (but not limited to): + Extensive physical design experiences at both the block level and subchip level, as well as full-chip level is a plus. + Deep knowledge in physical design, including physical aware synthesis, floorplanning, clock tree implementation, routing, STA timing signoff, and chip-finishing. + Good knowledge of basic soc architecture. Be able to work with Front-end design team to address timing, congestion and power issues. + In-Depth Knowledge of design flow from RTL to GDSII. + Good knowledge of EM-IR sign-off requirements. + Experience in using EDA tools like Synopsys (/Cadence) for PPA optimization. + Good script skills such as perl/tcl.Responsibilities include (but not limited to): + Perform subchip level and block level place and route, and close design to meeting performance, power and area. + Lead and Perform all aspects of full chip SoC integration activities: die size optimization, floorplanning, hard IP integration, partitioning, chip level clock planning, bump placement / RDL routing, power grid generation, full chip STA timing, DFT strategy planning, and final physical verification. + Good knowledge of timing analysis, power analysis, physical verification (DRC/LVS), and formal verification + Working knowledge of UPF specification in Power Intent design, implementation, and verification of power gating, level shifter, and isolation. + Define EM-IR signoff requirements and sign-off methodology. + Define and support Static and Dynamic, thermal, electro-migration, peak current, di/dt,and effective resistance analysis + Develop and support Chip-package-Co-Analysis (CPA) and Chip-Power-Model (CPM) on-die model for package & die co-design analysis + Be an EM-IR sign-off lead with successful tape out track records + Excellent hand-on experience in voltage drop analysis using redhawk or redhawk-SC + Excellent hand-on experience and debugging skills of finding root cause of voltage drop and EM issues **You will receive the following benefits:** + Medical Insurance - Four medical plans to choose from for you and your family + Dental & Orthodontia Benefits + Vision Benefits + Health Savings Account (HSA) + Health and Dependent Care Flexible Spending Accounts + Voluntary Life Insurance, Long-Term & Short-Term Disability Insurance + Hospital Indemnity Insurance + 401(k) including match with pre and post-tax options + Paid Sick Time Leave + Legal and Identity Protection Plans + Pre-tax Commuter Benefit + 529 College Saver Plan Motion Recruitment Partners (MRP) is an Equal Opportunity Employer, including Veterans/Disability/Women. All applicants must be currently authorized to work on a full-time basis in the country for which they are applying, and no sponsorship is currently available. Employment is subject to the successful completion of a pre-employment screening. Accommodation will be provided in all parts of the hiring process as required under MRP’s Employment Accommodation policy. Applicants need to make their needs known in advance. **Posted by:** VMS Sourcing **Specialization:** Agile Coach/Scrum Master