NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next-generation SoC and IP solutions. We are looking for special individuals with passion and desire to deliver innovative products. Together, we will build the next generation of life-changing custom SOCs. If you are a motivated individual who understands how complex SOC and IPs are built, has intimate knowledge of client requirements, and understands various development cycles, this is your place to be.

What you'll be doing:

Responsible for ASIC design verification for various processing blocks in a SOC. Contribute and lead key aspects of verification planning and execution, innovative verification methodology development, functional and code coverage closure

Participate in silicon architecture, micro-architecture reviews, interface with Architecture, SW/FW, Design, Modeling, Emulation, and Post-Silicon Validation teams to ensure comprehensive first-time right verification plans and execution

Partner with internal and external cross-functional teams, individual contributors and peers including customers

Contribute to and drive development of silicon and platform verification strategy and methodology and Support engineering teams to define, debug, implement and deliver total solutions around purpose-built ASICs

Collaborate with IP development teams, and participate in, and support soft and hard IP identification, selection and IP licensing

Identify candidates, hire, schedule, support and train a team of verification engineers to develop products on time and on budget and with first-time right results

Contribute to, analyze, review supporting SOC and IP architecture and technical documentation, requirements and develop high quality verification plans, negotiate feedback to meet the needs of the program and customers

Define, implement and maintain key performance indicators (KPI) for areas of responsibility and Partner with technical program management and supply chain team members to manage internal and external development partners and vendors

What We Need To See:

Clear understanding of complexities involved with various design verification tools, including Synopsys VCS or Cadence Xcelium Simulator, Verdi, JasperGold or VC Formal

Track record of first-pass success in ASIC Development

B.S. or M.S. degree in Computer Engineering or Electrical Engineering or equivalent experience with 5+ years of experience owning processing ASIC, IP or SoC design verification

Experience working across multiple projects and adjusting priorities in partnership with customers

Experience managing and delivering complex mixed language UVM and C++ testbenches

Ability to interpret functional specs and creating comprehensive test plans

Ability to write directed and constraint random test to achieve coverage-driven verification closure

Experience developing tools and infrastructure using Perl or Python

Strong background with AMBA protocols such as AXI, ACE, CHI, ATB, etc.

Hands-on experience with complex subsystems in new technologies like ARM CPU complex, LPDDR, HBM, GPU’s, DLA, PCIE or Network on chip and with performance verification

We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, sex, gender, gender expression, sexual orientation, age, marital status, veteran status, or disability status. We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.