Silicon Solution Hardware Engineer
Associate III - Semiconductor Product Validation
Who We Are:
Born digital, UST transforms lives through the power of technology. We walk alongside our clients and partners, embedding innovation and agility into everything they do. We help them create transformative experiences and human-centered solutions for a better world.
UST is a mission-driven group of over 39,000+ practical problem solvers and creative thinkers in over 30+ countries. Our entrepreneurial teams are empowered to innovate, act nimbly, and create a lasting and sustainable impact for our clients, their customers, and the communities in which we live.
With us, you’ll create a boundless impact that transforms your career—and the lives of people across the world.
Visit us at UST.com.
You Are:
UST is searching for a Silicon Solution Hardware Engineer who will conduct root cause analysis and bug advocacy in Semiconductor Products; tracking activities to closure with very minimal supervision.
The Opportunity:
· Electrical measurements of different IO interfaces, first level analysis & debugs
· Functional validation of IO interfaces
· Power & Perf measurements under various usecase scenarios, associated debugs and analysis.
· DDR interfaces bring up and qualification activities.
· PVT qualification & debug of systems (small and large sample size) intended for testing HW-SW co-working stability.
This position description identifies the responsibilities and tasks typically associated with the performance of the position. Other relevant essential functions may be required.
What you need:
· The candidate must have a Bachelor’s degree in Electrical Engineering or related field.
· 2+ years of experience in the following areas:
· Working in lab environment and usage of equipment like DSO, Multimeter, Power supplies (Lab equipment specifications and considerations behind them)
· Scripting languages like Perl/Python
· Silicon characterization
· Board bring-up and testing
· Schematics and PCB file usage, voltage regulator design concepts
· PC architecture, present day interfaces and & interactions of Software (BIOS, Driver & OS) with hardware
· Digital design & Signal integrity basics
· Windows & Linux operating systems and Microsoft office tools
· Nice to have:
· Working knowledge on DDR, SERDES interfaces
· Hands on familiarity with equipment like BERT, Protocol analyzers, Logic analyzer & DMM/DAQ
Compensation can differ depending on factors including but not limited to the specific office location, role, skill set, education, and level of experience. As required by applicable law, UST provides a reasonable range of compensation for roles that may be hired in various U.S. markets as set forth below.
Role Location: California
Compensation Range: $60,000-$90,000
Our full-time, regular associates are eligible for 401K matching, and vacation accrual and are covered from day 1 for paid sick time, healthcare, dental, vision, life, and disability insurance benefits.
What we believe:
We’re proud to embrace the same values that have shaped UST since the beginning. Since day one, we’ve been building enduring relationships and a culture of integrity. And today, it's those same values that are inspiring us to encourage innovation from everyone to champion diversity and inclusion, and to place people at the center of everything we do.
Humility:
We will listen, learn, be empathetic and help selflessly in our interactions with everyone.
Humanity:
Through business, we will better the lives of those less fortunate than ourselves.
Integrity:
We honor our commitments and act with responsibility in all our relationships.
Equal Employment Opportunity Statement
UST is an Equal Opportunity Employer.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.
UST reserves the right to periodically redefine your roles and responsibilities based on the requirements of the organization and/or your performance.
#UST
#LI-JJ3