Performs functional logic verification of an integrated SoC to ensure design will meet specifications.
Defines and develops scalable and reusable block, subsystem, and SoC verification plans, test benches, and the verification environment to meet the required level of coverage and confirm to microarchitecture specifications.
Executes verification plans and defines and runs emulation and system simulation models to verify the design, analyze power and performance, and uncover bugs.
Replicates, root causes, and debugs issues in the presilicon environment.
Finds and implements corrective measures to resolve failing tests.
Collaborates and communicates with SoC architects, microarchitects, full chip architects, RTL developers, postsilicon, and physical design teams to improve verification of complex architectural and microarchitectural features.
Documents test plans and drives technical reviews of plans and proofs with design and architecture teams.
Incorporates and executes security activities within test plans, including regression and debug tests, to ensure security coverage.
Maintains and improves existing functional verification infrastructure and methodology.
Absorbs learning from postsilicon on the quality of validation done during presilicon development, updates test plan for missing coverages, and proliferates to future products.
QualificationsWe are looking for an individual who consistently look for ways to do things more efficiently while upholding quality.
You should have a Bachelor/Masters degree in relevant field (Electrical Electronics or Computer System) with at least more than 6 years of experience in relevant field.
Skilled in RTL Integration, various validation techniques, debug capability and industry standard methodologies - UVM, Formal etc. Ability to lead by example is much sought after.
Collaborative, able to communicate well with counterparts and key stakeholders including cross site partners.
If you are what we described, we want you.