Position Summary

Samsung is a world leader in Memory, LCD and System LSI technologies that has the vision and commitment to invest in the future of technology – demonstrated by the $17B investment in the new 3nm Fab in Texas and the commitment to invest in dramatically expanding design activities across GPU, System IP and SoC Architecture. We are currently looking for exceptional hardware verification engineers to join our System IP team in our Austin, TX R & D Center (SARC) and our Advanced Computing Lab (ACL) in San Jose, CA. System IP team develops proprietary coherent interconnect and memory controller IPs deployed in many high-volume products.

Role and Responsibilities

As a System IP Design Verification Contractor you will contribute to the functional verification of System IP including coherent interconnect and caches. This is a technical individual contributor role with heavily involved hands-on project execution. A strong background in Design Verification and hands-on experience with both block-level and top-level is required to be successful in this role.

Architecting and building re-usable testbenches right from scratchProposing and driving best practices/methodologies/automation that can improve productivityOwning key features and timely execution of tasks as per milestonesExperience with GLS [gate level simulation]Creating test plans as per spec and presenting to various stakeholdersWorking with designers to resolve any spec issuesCreating test benches, verification environments, stimulus, testsCollaborating with designers to verify the correctness of a design feature, and resolve failsDeveloping assertions, checkers, covergroups, Systemverilog constraintsDebugging and root causing functional fails from regressionsAnalyzing code and functional coverage results, performing gap analysisWorking with SoC team to debug functional fails during IP bringup and feature executionCollaborating with Physical design teams, running and debugging gate-level simulationsCollaborating with Performance verification teams to help with co-sim TB bringupBringup power-aware verification with UPFHelping with Silicon bringup and root causing fails

Skills and Qualifications

15+ years of experience with a Bachelor’s degree in Computer Science/Computer Engineering/relevant technical field, or 13+ years of experience with a Master’s degree, or 11+ years of experience with a PhD12+ years industry experience in a design verification roleExpert hands-on coding skills in Testbench, Stimulus, checkers development, coverage closure.Experience with System Verilog, UVM or equivalentKnowledge of ARM protocols or equivalent protocols – CHI, AXI, ACElite, APBExperience with Git version control, Unix/Perl/Python scriptingGood written and verbal communication skillsExperience with GLS, power vector generationFormal verification skills will be a plusCombined experience with coherent interconnect, caches and LPDDR memory controllers will be a plus

Our Team

Our System IP team develops proprietary coherent interconnect and memory controller deployed in many high-volume products. Our team plays a key role in influencing the product roadmap for a market-leading system IP solutions. We focus on delivering system modeling capability based on optimization and use-case-driven analysis (gaming, computational photography) that enables a world-class memory subsystem.

With architecture scalability at the frontier of our design focus, our performance- and power-optimized IP solution gets integrated into complex semiconductor products, aiming to reach multiple market segments.

Being part of a new team of talented individuals with vastly diverse backgrounds and skill sets at a well-established global company means you have limitless room to explore, innovate, and expand role responsibilities to build technical expertise. With a big charter ahead, we get to do challenging work and solve unique problems in a highly collaborative and supportive environment. You will always be learning while helping us shape the team’s culture.

Total Rewards

The hourly rate range for this role is between $90 and $120 per hour. Your actual base pay will depend on variables that may include your education skills, qualifications, experience, and work location. Your actual hourly rate will depend on variables that may include your education skills, qualifications, experience, and work location.

U.S. Export Control

This position requires the ability to access information subject to U.S. export control restrictions.  Applicants must have the ability to access export-controlled information or be eligible to receive a government authorization to access export-controlled information.

Trade Secrets

By submitting an application, you [applicant] agree[s] not to disclose to Samsung, or induce Samsung to use, any confidential or proprietary information (including trade secrets) belonging to any current or previous employer or other person or entity.

#SARC #ACL #Hybrid

* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.

* Samsung Electronics America, Inc. and its subsidiaries are committed to employing a diverse workforce, and  provide Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.